

Course Title:	<i>Digital Logic Design</i>
Course Code:	CEN 120
Credit Hours Theory:	Three (3)
Credit Hours Lab (If Applicable):	0
Instructor Name with Qualification:	Bilal Ashraf Awan, MS, BE
Course Objectives:	This course will provide an introduction to the fundamental concepts and techniques underlying the construction of digital systems
Course Learning Outcomes:	<p>Professional and reflective practitioner skills</p> <ol style="list-style-type: none"> 1. Students learn how to analyze digital logic circuits. 2. Students learn how to design digital logic circuits. 3. Students learn to write and interpret documentation for digital systems. <p>Practical skills</p> <ol style="list-style-type: none"> 4. Students learn to implement and test digital circuits using SSI, MSI logic elements in lab environment. <p>Cognitive skills</p> <ol style="list-style-type: none"> 5. Students should be able understand the design principles and techniques used for Arithmetic and logic unit of computer
Contents (Catalog Description):	This course covers design of digital systems using standard, small, and medium scale integrated circuits. The main emphasis is on the theoretical concepts and systematic synthesis techniques that can be applied to the design of practical digital systems.
Recommended Text Books:	<ul style="list-style-type: none"> • Mano, M Morris; Digital Design 4th Ed
Reference Books:	<ul style="list-style-type: none"> • Digital Systems; Principles and Applications. Tocci, Widmer & Moss. 10th Edition • Digital Design 3rd Edition, Morris Mano • Jain, R.P.; Logic Design Digital Principles, 3rd Ed, Roger L Tokheim; Shaum's Outlines Series

<p>Helping Web Sites:</p>	<p>http://dspace.mit.edu/handle/1721.1/49431</p> <p>http://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-004-computation-structures-spring-2009/</p>																																
<p>General Instructions for students:</p>	<p><u>Home Works and Assignments</u></p> <p>Attendance is mandatory. Every class is important. All deadlines are hard. Under normal circumstances late work will not be accepted. Students are required to take all the tests. No make-up tests will be given under normal circumstances. Any form of cheating on exams/assignments/quizzes is subject to serious penalty</p> <p><u>Attendance</u></p> <p>75% attendance is mandatory. Latecomers will be marked as absent.</p> <p><u>Evaluation Criteria</u></p> <table data-bbox="699 877 1187 1003"> <tr> <td>Assignments/projects</td> <td>20%</td> </tr> <tr> <td>Quizzes</td> <td>10%</td> </tr> <tr> <td>Mid-Term</td> <td>20%</td> </tr> <tr> <td>Final</td> <td>50%</td> </tr> </table> <p><u>Quizzes Schedule</u></p> <table border="1" data-bbox="656 1113 1360 1249"> <tr> <td>Quiz # 1</td> <td>Week # 4</td> </tr> <tr> <td>Quiz # 2</td> <td>Week # 7</td> </tr> <tr> <td>Quiz # 3</td> <td>Week # 11</td> </tr> <tr> <td>Quiz # 4</td> <td>Week # 14</td> </tr> </table> <p><u>Assignments Schedule</u></p> <table border="1" data-bbox="656 1356 1360 1528"> <thead> <tr> <th>Assignment</th> <th>Delivery date</th> <th>Submission Date</th> </tr> </thead> <tbody> <tr> <td>Assignment # 1</td> <td>Week # 2</td> <td>Week # 4</td> </tr> <tr> <td>Assignment # 2</td> <td>Week # 5</td> <td>Week # 6</td> </tr> <tr> <td>Assignment # 3</td> <td>Week # 9</td> <td>Week # 10</td> </tr> <tr> <td>Assignment # 4</td> <td>Week #11</td> <td>Week #12</td> </tr> </tbody> </table>		Assignments/projects	20%	Quizzes	10%	Mid-Term	20%	Final	50%	Quiz # 1	Week # 4	Quiz # 2	Week # 7	Quiz # 3	Week # 11	Quiz # 4	Week # 14	Assignment	Delivery date	Submission Date	Assignment # 1	Week # 2	Week # 4	Assignment # 2	Week # 5	Week # 6	Assignment # 3	Week # 9	Week # 10	Assignment # 4	Week #11	Week #12
Assignments/projects	20%																																
Quizzes	10%																																
Mid-Term	20%																																
Final	50%																																
Quiz # 1	Week # 4																																
Quiz # 2	Week # 7																																
Quiz # 3	Week # 11																																
Quiz # 4	Week # 14																																
Assignment	Delivery date	Submission Date																															
Assignment # 1	Week # 2	Week # 4																															
Assignment # 2	Week # 5	Week # 6																															
Assignment # 3	Week # 9	Week # 10																															
Assignment # 4	Week #11	Week #12																															
<p>Sixteen Week Lesson Plan</p>	<table border="1"> <thead> <tr> <th>Week #</th> <th>Topic Planned</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Introduction, course layout, analog vs discrete logic. Numbers Systems. Binary, Octa, Dec, Hex numbers and Conversions</td> </tr> <tr> <td>2</td> <td>1's and 2's complement. Subtraction using 2's complement Signed Number representation BCD Code, 2421 Code, Excess-3 code, Gray Code, ASCII.</td> </tr> </tbody> </table>		Week #	Topic Planned	1	Introduction, course layout, analog vs discrete logic. Numbers Systems. Binary, Octa, Dec, Hex numbers and Conversions	2	1's and 2's complement. Subtraction using 2's complement Signed Number representation BCD Code, 2421 Code, Excess-3 code, Gray Code, ASCII.																									
Week #	Topic Planned																																
1	Introduction, course layout, analog vs discrete logic. Numbers Systems. Binary, Octa, Dec, Hex numbers and Conversions																																
2	1's and 2's complement. Subtraction using 2's complement Signed Number representation BCD Code, 2421 Code, Excess-3 code, Gray Code, ASCII.																																

	3	<p>Boolean Logic.</p> <p>TTL input/output voltage levels.</p> <p>Ch02: Review; Boolean algebra, Boolean postulates & theorems. Expression of Digital Function in Boolean Algebra. Canonical Forms; Sum of minterms, Product of maxterms. Standard Forms: SOP, POS.</p> <p>Conversion between forms. Positive and Negative Logic.</p>
	4	<p>Ch03. Gate Level Minimization. K-map 2 variable, 3 variable, 4 variable, 5 variable Prime Implicants (PI), Essential prime Implicants (EPI). Don't Care conditions.</p>
	5	<p>Two level NAND implementation. Problems.</p> <p>Multi level NAND implementation. Pr 3.18, 3.20. NOR implementation. Two level.</p> <p>Exclusive OR, Parity Generator/checker Multilevel</p>
	6	<p>NOR implementation.</p> <p>Ch04: Combinational Circuits, Design. Analysis. Example. BCD to Excess-3 Converter</p>
	7	<p>Half Adder, Full Adder. 4 bit Binary Adder. BCD Adder.</p>
	8	<p>Combinational circuit building blocks. Decoder / <i>demultiplexer</i> synthesis of logic functions using decoders multiplexer / demultiplexer. Function implementation using multiplexers</p>
	9	<p>Midterm</p>
	10	<p>Ch05: Sequential Circuits. Introduction. Latches: SR, S'R', D Latch. Edge Triggering. Negative Edge triggered D Flip-flop Positive-Edge triggered D Flip-flop JK Flip Flop, T Flip Flop: Characteristic Table, characteristic equations</p>
	11	<p>Analysis of Clocked Sequential Circuits. State Equation, State Table, State Diagram using D-Flip-Flop Analysis with JK Flip Flop. Examples. Analysis with T Flip Flop. Examples.</p>
	12	<p>State Reduction and Assignments. Design of clocked Sequential Circuits. Design with D Flip Flop.</p>

